## PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS

The SN54/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54/74LS191 is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous Parallel Load (PL) input overrides counting and loads the data present on the $\mathrm{P}_{\mathrm{n}}$ inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable (CE) input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control (U/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (RC) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multistage counter applications.

- Low Power . . . 90 mW Typical Dissipation
- High Speed . . . 25 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Individual Preset Inputs
- Count Enable and Up/Down Control Inputs
- Cascadable
- Input Clamp Diodes Limit High Speed Termination Effects


## CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

## PIN NAMES

| CE | Count Enable (Active LOW) Input | 1.5 U.L. |  |
| :---: | :---: | :---: | :---: |
| CP | Clock Pulse (Active HIGH going edge) Input | 0.5 U.L. | 0.2 |
| U/D | Up/Down Count Control Input | 0.5 U.L. | 0.25 |
| PL | Parallel Load Control (Active LOW) Input | 0.5 U.L. | 0.25 |
| $\mathrm{P}_{\mathrm{n}}$ | Parallel Data Inputs | 0.5 U.L. | 0.25 |
| $\mathrm{Q}_{\mathrm{n}}$ | Flip-Flop Outputs (Note b) | 10 U.L. | 5 (2.5) |
| RC | Ripple Clock Output (Note b) | 10 U.L. | 5 (2.5) |
| TC | Terminal Count Output (Note b) | 10 U.L. | 5 (2.5) |
| NOTES: <br> a. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW. |  |  |  |
| b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)Temperature Ranges. |  |  |  |

SN54/74LS190 SN54/74LS191

## PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS

LOW POWER SCHOTTKY



## LOGIC DIAGRAMS



GND $=$ PIN 8
$\bigcirc=$ PIN NUMBERS

## SN54/74LS190•SN54/74LS191

LOGIC DIAGRAMS (continued)

$\mathrm{V}_{\mathrm{CC}}=\mathrm{PIN} 16$
GND $=$ PIN 8
BINARY COUNTER
$\bigcirc=$ PIN NUMBERS

## FUNCTIONAL DESCRIPTION

The LS190 is a synchronous Up/Down BCD Decade Counter and the LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the CE input inhibits counting. When CE is LOW, internal state change are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table. When counting is to be enabled, the CE signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH CE transition must occur only while the clock is HIGH. Similarly, the U/D signal should only be changed when either CE or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum ( 9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.
The TC signal is also used internally to enable the Ripple

Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.
A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stop before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The CE input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures $a$ and $b$ doesn't apply, because the TC output of a given stage is not affected by its own CE.

MODE SELECT TABLE

| INPUTS |  |  |  | MODE |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| PL | CE | U/D | CP |  |  |
| H | L | L | J | Count Up |  |
| H | L | H | S | Count Down |  |
| L | X | X | X | Preset (Asyn.) |  |
| H | H | X | X | No Change (Hold) |  |

RC TRUTH TABLE

| INPUTS |  |  | RCOUTPUT |
| :---: | :---: | :---: | :---: |
| CE | TC* | CP |  |
| L | H | 7 | 7- |
| H | X | X | H |
| X | L | X | H |

*TC is generated internally

L = LOW Voltage Level
H = HIGH Voltage Level
X = Don't Care
$\boldsymbol{\int}=$ LOW-to-HIGH Clock Transition
7 = LOW Pulse

GUARANTEED OPERATING RANGES

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 54 | 4.5 | 5.0 | 5.5 | V |
|  |  | 74 | 4.75 | 5.0 | 5.25 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature Range | 54 | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 74 | 0 | 25 | 70 |  |
| IOH | Output Current - High | 54,74 |  |  | -0.4 | mA |
| IOL | Output Current - Low | 54 |  |  | 4.0 | mA |
|  |  | 74 |  |  | 8.0 |  |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed In All Inputs | HIGH Voltage for |
| VIL | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
|  |  | 74 |  |  | 0.8 |  |  |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{IIN}$ | $-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.5 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IL }}$ per Truth Table |  |
|  |  | 74 | 2.7 | 3.5 |  | V |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54, 74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}=4.0 \mathrm{~mA}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{MIN}, \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }} \text { or } \mathrm{V}_{\text {IH }} \\ & \text { per Truth Table } \end{aligned}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |
| ${ }^{1 / H}$ | Input HIGH Current Other Inputs CE |  |  |  | $\begin{aligned} & 20 \\ & 60 \end{aligned}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |
|  | Other Inputs CE |  |  |  | $\begin{aligned} & 0.1 \\ & 0.3 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ |  |
| IIL | Input LOW Current Other Inputs CE |  |  |  | $\begin{aligned} & -0.4 \\ & -1.2 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |
| los | Short Circuit Current (Note 1) |  | -20 |  | -100 | mA | $V_{C C}=M A X$ |  |
| ICC | Power Supply Current |  |  |  | 35 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}$ |  |

[^0]AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 20 | 25 |  | MHz | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay, <br> PL to Output Q |  | $\begin{aligned} & 22 \\ & 33 \end{aligned}$ | $\begin{aligned} & 33 \\ & 50 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Data to Output Q |  | $\begin{aligned} & 20 \\ & 27 \end{aligned}$ | $\begin{aligned} & 32 \\ & 40 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Clock to RC |  | $\begin{aligned} & 13 \\ & 16 \end{aligned}$ | $\begin{aligned} & 20 \\ & 24 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Clock to Output Q |  | 16 24 | $\begin{aligned} & 24 \\ & 36 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Clock to TC |  | $\begin{aligned} & 28 \\ & 37 \end{aligned}$ | $\begin{aligned} & 42 \\ & 52 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | U/D to RC |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | ns |  |
| tpLH tpHL | $\bar{U} / \mathrm{D}$ to TC |  | 21 22 | $\begin{aligned} & 33 \\ & 33 \end{aligned}$ | ns |  |
| tpLH tPHL | $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ |  | $\begin{aligned} & 21 \\ & 22 \end{aligned}$ | $\begin{aligned} & 33 \\ & 33 \end{aligned}$ | ns |  |

AC SETUP REQUIREMENTS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| tw | CP Pulse Width | 25 |  |  | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| tw | PL Pulse Width | 35 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data Setup Time | 20 |  |  | ns |  |
| th | Data Hold Time | 5.0 |  |  | ns |  |
| trec | Recovery Time | 40 |  |  | ns |  |

## DEFINITIONS OF TERMS

SETUP TIME ( $\mathrm{t}_{\mathrm{s}}$ ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.
HOLD TIME ( t h ) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recogni-
tion. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

## SN54/74LS190•SN54/74LS191



Figure a. n-Stage Counter Using Ripple Clock


Figure b. Synchronous n-Stage Counter Using Ripple Carry/Borrow


Figure c. Synchronous n-Stage Counter with Parallel Gated Carry/Borrow

AC WAVEFORMS


Figure 1


NOTE: $\overline{\text { PL }}=$ LOW
Figure 3


Figure 5


Figure 7


Figure 2


Figure 4


* The shaded areas indicate when the input is permitted to change for predictable output performance

Figure 6


Figure 8


[^0]:    Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

